Normal view MARC view ISBD view

LEAKAGE POWER REDUCTION IN DYNAMIC DCVSL USING ONOFIC APPROACH

By: TRIVEDI (JAYESH).

Material type: materialTypeLabel

BookPublisher: DELHI TECHNOLOGICAL UNIVERSITY 2017Description: 102.Subject(s): ELECTRONICS AND COMMUNICATIONDDC classification: 621.3822 TRI Dissertation note: M.TECH 2017 DR. NEETA PANDEY

Tags from this library: No tags from this library for this title. Add tag(s)

average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes
Comments ( 0 )

Item type	Current location	Call number	Status	Date due	Barcode
Elec. Thesis & Dissertation	Delhi Technological University In case any user is not receiving email during issue and return of books or not getting alerts for return of books .Kindly contact library and update your email and mobile .	621.3822 TRI (Browse shelf)	Not for loan		TD-3001

Browsing Delhi Technological University Shelves Close shelf browser

Previous	No cover image available	No cover image available	No cover image available	No cover image available				Next
Previous	621.3822 TOM BIOMEDICAL DIGITAL SIGNAL PROCESSING	621.3822 TOM BIOMEDICAL DIGITAL SIGNAL PROCESSING	621.3822 TOM BIOMEDICAL DIGITAL SIGNAL PROCESSING	621.3822 TRI LEAKAGE POWER REDUCTION IN DYNAMIC DCVSL USING ONOFIC APPROACH	621.3822 UDA REAL TIME DIGITAL SIGNAL PROCESSING: FUNDAMENTALS, ALGORITHMS AND IMPLEMENTATION USING TMS PROCESSOR	621.3822 UDA REAL TIME DIGITAL SIGNAL PROCESSING: FUNDAMENTALS, ALGORITHMS AND IMPLEMENTATION USING TMS PROCESSOR	621.3822 UDA REAL TIME DIGITAL SIGNAL PROCESSING: FUNDAMENTALS, ALGORITHMS AND IMPLEMENTATION USING TMS PROCESSOR	Next

M.TECH 2017 DR. NEETA PANDEY

There are no comments for this item.

Facebook

Delicious